You copied the Doc URL to your clipboard.

3.4.59. Peripheral Identification Registers

The TRCPIDR0-7 characteristics are:

Purpose

Provides the standard Peripheral ID required by all CoreSight components. See the Embedded Trace Macrocell Architecture Specification ETMv4 for more information

Usage constraints

Only bits[7:0] of each register are used. This means that TRCPIDR0-7 define a single 64-bit Peripheral ID, as Figure 3.66 shows.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 3.1 and Table 3.11.

Figure 3.66 shows the mapping between TRCPIDR0-7 and the single 64-bit Peripheral ID value.

Figure 3.66. Mapping between TRCPIDR0-7 and the Peripheral ID value

Figure 3.66. Mapping between TRCPIDR0-7 and the Peripheral ID value

Figure 3.67 shows the Peripheral ID bit assignments in the single conceptual Peripheral ID register.

Figure 3.67. Peripheral ID fields

Figure 3.67. Peripheral ID fields

Table 3.77 shows the values of the fields when reading this set of registers. The Embedded Trace Macrocell Architecture Specification ETMv4 gives more information about many of these fields.

Table 3.77. TCRPIDR0-7 bit assignments
RegisterRegister numberRegister offsetBitsValueDescription
TRCPIDR70x3F70xFDC[31:8]-Unused, read undefined.
  [7:0]0x00Reserved for future use, RAZ.
TRCPIDR60x3F60xFD8[31:8]-Unused, read undefined.
  [7:0]0x00Reserved for future use, RAZ.
TRCPIDR50x3F50xFD4[31:8]-Unused, read undefined.
  [7:0]0x00Reserved for future use, RAZ.
TRCPIDR40x3F40xFD0[31:8]-Unused, read undefined.
  [7:4]0x0n, where 2n is number of 4KB blocks used.
  [3:0]0x4JEP 106 continuation code.
TRCPIDR30x3FB0xFEC[31:8]-Unused, read undefined.
  [7:4]0x0RevAnd (at top level). Manufacturer revision number.
  [3:0]0x0

Customer Modified.

0x0 indicates from ARM.

TRCPIDR20x3FA0xFE8[31:8]-Unused, read undefined.
  [7:4]

[a]

Revision Number of Peripheral. This value is the same as the Implementation revision field of the TRCIDR, see ID Register 1.
  [3]1Always 1. Indicates that a JEDEC assigned value is used.
  [2:0]b011JEP 106 identity code [6:4].
TRCPIDR10x3F90xFE4[31:8]-Unused, read undefined.
  [7:4]b1011JEP 106 identity code [3:0]
  [3:0]0x9

Part Number[11:8].

Upper Binary Coded Decimal (BCD) value of Device Number.

TRCPIDR00x3F80xFE0[31:8]-Unused, read undefined.
[7:0]0x36

Part Number [7:0].

Middle and Lower BCD value of Device Number.

[a] See the Description column for details.


Note

In Table 3.77, the Peripheral Identification Registers are listed in order of register name, from most significant (TRCPIDR7) to least significant (TRCPIDR0). This does not match the order of the register offsets. Similarly, in Table 3.78 the Component Identification Registers are listed in order of register name, from most significant (TRCCIDR3) to least significant (TRCCIDR0).

Was this page helpful? Yes No