You copied the Doc URL to your clipboard.

3.4.6. DCC_ID Register

The DCC_ID Register characteristics are:


The Daughterboard Configuration Controller reads this register and uses it to determine information about the design in the FPGA that can be read through the motherboard SYS_CFG register interface.

Usage constraints

There are no usage constraints.


Available in all LogicTile Express 20MG configurations.


Table 3.1.

Figure 3.6 shows the bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.7 shows the bit assignments.

Table 3.7. DCC_ID Register bit assignments
Bits Name Function
[31:24] Implementer Implementer ID.
[23:20] Variant Variant number.
[19:16] Architecture Architecture. 0x00 for Application Notes.
[15:4] AN Application Note number.
[3:0] Revision Revision number.

Was this page helpful? Yes No