You copied the Doc URL to your clipboard.

A.1.7. SATA connectors

There are four SATA connectors, J13, J14, J15, and J16, on the daughterboard that provide connectivity for four SATA Host, H, and four SATA Device, D, interfaces. Figure A.2 shows the location of these connectors.

Figure A.6 shows the SATA connector.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table A.4 and Table A.5 show the SATA Host pin mappings and GTX locations for the Host 0 and Host 1 SATA signals.

Note

the an306_revb.xdc constraints file, available in Application Note 306 Example LogicTile Express 20MG Design for a CoreTile Express A9x4, for FPGA mapping.

Table A.4 shows the SATA Host pin mappings and GTX Transceiver Quad locations for the Host 0 SATA signals.

Table A.4. SATA Host Device 0, J13, signal list
Pin Signal FPGA pin GTX Transceiver Quad location
S1 GND - -
S2 SATAH_A_P0 AY2 X0Y7
S3 SATAH_A_N0 AY1 X0Y7
S4 GND - -
S5 SATAH_B_N0 AW3 X0Y7
S6 SATAH_B_P0 AW4 X0Y7
S7 GND - -

Table A.5 shows the SATA Host pin mappings and GTX Transceiver Quad locations for the Host 1 SATA signals.

Table A.5. SATA Host Device 1, J15, signal list
Pin Signal FPGA pin GTX Transceiver Quad location
S1 GND - -
S2 SATAH_A_P1 BA4 X0Y6
S3 SATAH_A_N1 BA3 X0Y6
S4 GND - -
S5 SATAH_B_N1 AY5 X0Y6
S6 SATAH_B_P1 AY6 X0Y6
S7 GND - -

Note

the an306_revb.xdc constraints file, available in Application Note 306 Example LogicTile Express 20MG Design for a CoreTile Express A9x4, for FPGA mapping.

Table A.6 shows the SATA Device pin mappings and GTX Transceiver Quad locations for the Device 0, J14, SATA signals.

Table A.6. SATA Device 0, J14, signal list
Pin Signal FPGA pin GTX Transceiver Quad location
S1 GND - -
S2 SATAD_A_P0 BB6 X0Y5
S3 SATAD_A_N0 BB5 X0Y5
S4 GND - -
S5 SATAD_B_N0 BB1 X0Y5
S6 SATAD_B_P0 BB2 X0Y5
S7 GND - -

Table A.7 shows the SATA Device pin mappings and GTX Transceiver Quad locations for the Device 1, J16, SATA signals.

Table A.7. SATA Device 1, J16, signal list
Pin Signal FPGA pin GTX Transceiver Quad location
S1 GND - -
S2 SATAD_A_P1 BD6 X0Y4
S3 SATAD_A_N1 BD5 X0Y4
S4 GND - -
S5 SATAD_B_N1 BC3 X0Y4
S6 SATAD_B_P1 BC4 X0Y4
S7 GND - -

Was this page helpful? Yes No