You copied the Doc URL to your clipboard.

3.4.2. DCC_LOCK Register

The DCC_LOCK Register characteristics are:

Purpose

PLL lock status bits from the FPGA.

Usage constraints

There are no usage constraints.

Configurations

Available in all LogicTile Express 20MG configurations.

Attributes

Table 3.1.

Figure 3.2 shows the bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.3 shows the bit assignments.

Table 3.3. DCC_LOCK Register bit assignments
Bits Name Function
[31:24] LOCK_MASK[7:0] These bits indicate whether the individual lock bits are masked.
[23:16] LOCK_STATUS[7:0]

These bits indicate the individual lock status:

b0

Unlocked.

b1

Locked.

[15:1] - Reserved.
[0] LOCKED

This bit indicates whether all unmasked lock bits are locked:

b0

Unlocked.

b1

Locked.


Was this page helpful? Yes No