You copied the Doc URL to your clipboard.

4.2.6. AArch64 reset registers

Table 4.6 shows the reset registers in AArch64 state.

Table 4.6. AArch64 reset management registers
NameTypeResetWidthDescription
RVBAR_EL3RO-[a]64Reset Vector Base Address Register, EL3
RMR_EL3RW0x0000000132Reset Management Register

[a] The reset value depends on the RVBARADDR signal.


Was this page helpful? Yes No