The system can access memory-mapped debug registers through the APB interface. The APB interface is compliant with the AMBA 4 APB interface.
Figure 11.21 shows the debug interface implemented in the Cortex-A53 processor. For more information on these signals, see the ARM® CoreSight™ Architecture Specification.
This section describes external debug interface in: