You copied the Doc URL to your clipboard.

AArch64 debug register summary

Table 11.3 summarizes debug control registers that are accessible in the AArch64 Execution state. These registers are accessed by the MRS and MSR instructions in the order of Op0, CRn, Op1, CRm, Op2.

See the Memory-mapped register summary for a complete list of registers accessible from the internal memory-mapped or the external debug interface. The 64-bit registers cover two addresses on the external memory interface. For those registers not described in this chapter, see the ARM® Architecture Reference Manual ARMv8, for ARMv8-A architecture profile.

Table 11.3. AArch64 debug register summary
Name Type Reset Width Description
OSDTRRX_EL1 RW - 32 Debug Data Transfer Register, Receive, External View
DBGBVR0_EL1 RW - 64 Debug Breakpoint Value Register 0
DBGBCR0_EL1 RW - 32 Debug Breakpoint Control Registers, EL1
DBGWVR0_EL1 RW - 64 Debug Watchpoint Value Register 0
DBGWCR0_EL1 RW - 32 Debug Watchpoint Control Registers, EL1
DBGBVR1_EL1 RW - 64 Debug Breakpoint Value Register 1
DBGBCR1_EL1 RW - 32 Debug Breakpoint Control Registers, EL1
DBGWVR1_EL1 RW - 64 Debug Watchpoint Value Register 1
DBGWCR1_EL1 RW - 32 Debug Watchpoint Control Registers, EL1
MDCCINT_EL1 RW 0x00000000 32 Monitor Debug Comms Channel Interrupt Enable Register
MDSCR_EL1 RW - 32 Monitor Debug System Register
DBGBVR2_EL1 RW - 64 Debug Breakpoint Value Register 2
DBGBCR2_EL1 RW - 32 Debug Breakpoint Control Registers, EL1
DBGWVR2_EL1 RW - 64 Debug Watchpoint Value Register 2
DBGWCR2_EL1 RW - 32 Debug Watchpoint Control Registers, EL1
OSDTRTX_EL1 RW - 32 Debug Data Transfer Register, Transmit, External View
DBGBVR3_EL1 RW - 64 Debug Breakpoint Value Register 3
DBGBCR3_EL1 RW - 32 Debug Breakpoint Control Registers, EL1
DBGWVR3_EL1 RW - 64 Debug Watchpoint Value Register 3
DBGWCR3_EL1 RW - 32 Debug Watchpoint Control Registers, EL1
DBGBVR4_EL1 RW - 64 Debug Breakpoint Value Register 4
DBGBCR4_EL1 RW - 32 Debug Breakpoint Control Registers, EL1
DBGBVR5_EL1 RW - 64 Debug Breakpoint Value Register 5
DBGBCR5_EL1 RW - 32 Debug Breakpoint Control Registers, EL1
OSECCR_EL1 RW - 32 Debug OS Lock Exception Catch Register
MDCCSR_EL0 RO - 32 Monitor Debug Comms Channel Status Register
DBGDTR_EL0 RW - 64 Debug Data Transfer Register, half-duplex
DBGDTRTX_EL0 WO - 32 Debug Data Transfer Register, Transmit, Internal View
DBGDTRRX_EL0 RO - 32 Debug Data Transfer Register, Receive, Internal View
DBGVCR32_EL2 RW - 32 Debug Vector Catch Register
MDRAR_EL1 RO [a] 64 Debug ROM Address Register
OSLAR_EL1 WO - 32 Debug OS Lock Access Register
OSLSR_EL1 RO 0x0000000A 32 Debug OS Lock Status Register
OSDLR_EL1 RW 0x00000000 32 Debug OS Double Lock Register
DBGPRCR_EL1 RW - 32 Debug Power/Reset Control Register
DBGCLAIMSET_EL1 RW 0x000000FF 32 Debug Claim Tag Set Register
DBGCLAIMCLR_EL1 RW 0x00000000 32 Debug Claim Tag Clear Register
DBGAUTHSTATUS_EL1 RO - 32 Debug Authentication Status Register

[a] Resets to the physical address of the ROM table +3.


Was this page helpful? Yes No