You copied the Doc URL to your clipboard.

External Debug Reserve Control Register

The EDRCR characteristics are:

Purpose

This register is used to allow imprecise entry to Debug state and clear sticky bits in EDSCR.

This register is part of the Debug registers functional group.

Usage constraints

This registers is accessible as follows:

Off DLK OSLK SLK Default
Error Error Error WI WO
Configurations

EDRCR is in the Core power domain.

Attributes

See the register summary in Table 11.3.

EDRCR is a 32-bit register.

Figure 11.8 shows the EDRCR bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 11.12 shows the EDRCR bit assignments.

Table 11.12. EDRCR bit assignments
Bits Name Function
[31:5] -

Reserved, res0.

[4] CBRRQ

Allow imprecise entry to Debug state. The actions on writing to this bit are:

0

No action.

1

Allow imprecise entry to Debug state, for example by canceling pending bus accesses. Setting this bit to 1 allows a debugger to request imprecise entry to Debug state. An External Debug Request debug event must be pending before the debugger sets this bit to 1.

[3] CSPA

Clear Sticky Pipeline Advance. This bit is used to clear the EDSCR.PipeAdv bit to 0. The actions on writing to this bit are:

0

No action.

1

Clear the EDSCR.PipeAdv bit to 0.

[2] CSE

Clear Sticky Error. Used to clear the EDSCR cumulative error bits to 0. The actions on writing to this bit are:

0

No action

1

Clear the EDSCR.{TXU, RXO, ERR} bits, and, if the processor is in Debug state, the EDSCR.ITO bit, to 0.

[1:0] -

Reserved, res0.


The EDRCR can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x090.

Was this page helpful? Yes No