COREIFEN

Keep core interface enabled regardless of trace enable register state. The possible values are:

0

Core interface enabled is set by trace enable register state.

1

Enable core interface, regardless of trace enable register state.

Reserved, res0.

AUTHNOFLUSH

Do not flush trace on de-assertion of authentication inputs. The possible values are:

0

ETM trace unit FIFO is flushed and ETM trace unit enters idle state when DBGEN or NIDEN is LOW.

1

ETM trace unit FIFO is not flushed and ETM trace unit does not enter idle state when DBGEN or NIDEN is LOW.

When this bit is set to 1, the trace unit behavior deviates from architecturally-specified behavior.

TSNODELAY

Do not delay timestamp insertion based on FIFO depth. The possible values are:

0

Timestamp packets are inserted into FIFO only when trace activity is LOW.

1

Timestamp packets are inserted into FIFO irrespective of trace activity.

SYNCDELAY

Delay periodic synchronization if FIFO is more than half-full. The possible values are:

0

SYNC packets are inserted into FIFO only when trace activity is low.

1

SYNC packets are inserted into FIFO irrespective of trace activity.

OVFLW

Force an overflow if synchronization is not completed when second synchronization becomes due. The possible values are:

0

No FIFO overflow when SYNC packets are delayed.

1

Forces FIFO overflow when SYNC packets are delayed.

When this bit is set to 1, the trace unit behavior deviates from architecturally-specified behavior.

IDLEACK

Force idle-drain acknowledge high, CPU does not wait for trace to drain before entering WFX state. The possible values are:

0

ETM trace unit idle acknowledge is asserted only when the ETM trace unit is in idle state.

1

ETM trace unit idle acknowledge is asserted irrespective of the ETM trace unit idle state.

When this bit is set to 1, trace unit behavior deviates from architecturally-specified behavior.

AFREADY

Always respond to AFREADY immediately. Does not have any interaction with FIFO draining, even in WFI state. The possible values are:

0

ETM trace unit AFREADYM output is asserted only when the ETM trace unit is in idle state or when all the trace bytes in FIFO before a flush request are output.

1

ETM trace unit AFREADYM output is always asserted HIGH. When this bit is set to 1, trace unit behavior deviates from architecturally-specified behavior.