You copied the Doc URL to your clipboard.

ID Register 1

The TRCIDR1 characteristics are:

Purpose

Returns the base architecture of the trace unit.

Usage constraints

There are no usage constraints.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 13.3.

Figure 13.34 shows the TRCIDR1 bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 13.35 shows the TRCIDR1 bit assignments.

Table 13.35. TRCIDR1 bit assignments
Bits Name Function
[31:24] DESIGNER

Indicates which company designed the trace unit:

0x41

ARM.

[23:16] -

Reserved, res0.

[15:12] -

Reserved, res1.

[11:8] TRCARCHMAJ

Major trace unit architecture version number:

0b0100

ETMv4.

[7:4] TRCARCHMIN

Minor trace unit architecture version number:

0b0000

Minor revision 0.

[3:0]

REVISION

Implementation revision number:

0b0100

r0p4.


The TRCIDR1 can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x1E4.

Was this page helpful? Yes No