You copied the Doc URL to your clipboard.

Integration Mode Control Register

The TRCITCTRL characteristics are:


Enables topology detection or integration testing, by putting the ETM trace unit into integration mode.

Usage constraints

ARM recommends that you perform a debug reset after using integration mode.


Available in all configurations.


See the register summary in Table 13.3.

Figure 13.55 shows the TRCITCTRL bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 13.56 shows the TRCITCTRL bit assignments.

Table 13.56. TRCITCTRL bit assignments
Bits Name Function
[31:1] -

Reserved, res0.

[0] IME

Integration mode enable bit. The possible values are:


The trace unit is not in integration mode.


The trace unit is in integration mode. This mode enables:

  • A debug agent to perform topology detection.

  • SoC test software to perform integration testing.

The TRCITCTRL can be accessed through the internal memory-mapped interface and the external debug interface, offset 0xF00.

Was this page helpful? Yes No