You copied the Doc URL to your clipboard.

Resource Selection Control Registers 2-16

The TRCRSCTLRn characteristics are:

Purpose

Controls the trace resources.

There are eight resource pairs, the first pair is predefined as {0,1,pair=0} and having reserved select registers. This leaves seven pairs to be implemented as programmable selectors.

Usage constraints

Accepts writes only when the trace unit is disabled.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 13.3.

Figure 13.39 shows the TRCRSCTLRn bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 13.40 shows the TRCRSCTLRn bit assignments.

Table 13.40. TRCSCTLRn bit assignments
Bits Name Function
[31:22] -

Reserved, res0.

[21] PAIRINV

Inverts the result of a combined pair of resources.

This bit is implemented only on the lower register for a pair of resource selectors.

[20] INV

Inverts the selected resources:

0

Resource is not inverted.

1

Resource is inverted.

[19] -

Reserved, res0.

[18:16] GROUP

Selects a group of resources. See the ARM® ETM Architecture Specification, ETMv4 for more information.

[15:8] -

Reserved, res0.

[7:0] SELECT

Selects one or more resources from the required group. One bit is provided for each resource from the group.


The TRCRSCTLRn can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x208-023C.

Was this page helpful? Yes No