You copied the Doc URL to your clipboard.

AArch64 PMU register descriptions

This section describes the Cortex-A53 processor PMU registers in the AArch64 Execution state. Table 12.3 provides cross-references to individual registers.

Was this page helpful? Yes No