You copied the Doc URL to your clipboard.


The Cortex-A53 processor asserts the nPMUIRQ signal when an interrupt is generated by the PMU. You can route this signal to an external interrupt controller for prioritization and masking. This is the only mechanism that signals this interrupt to the processor.

This interrupt is also driven as a trigger input to the CTI. See Cross Trigger for more information.

Was this page helpful? Yes No