You copied the Doc URL to your clipboard.

Memory-mapped register descriptions

This section describes the Cortex-A53 processor PMU registers accessible through the memory-mapped and debug interfaces. Table 12.15 provides cross-references to individual registers.

Was this page helpful? Yes No