You copied the Doc URL to your clipboard.

Performance Monitor Configuration Register

The PMCFGR characteristics are:

Purpose

Contains PMU specific configuration data.

Usage constraints

The accessibility to the PMCFGR by condition code is:

Off DLK OSLK EPMAD SLK Default
Error Error Error Error RO RO

Table 12.1 describes the condition codes.

Configurations

The PMCFGR is in the processor power domain.

Attributes

See the register summary in Table 12.15.

Figure 12.8 shows the PMCFGR bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.16 shows the PMCFGR bit assignments.

Table 12.16. PMCFGR bit assignments
Bits Name Function
[31:17] -

Reserved, res0.

[16] EX

Export supported. The value is:

1

Export is supported. PMCR_EL0.EX is read/write.

[15] CCD

Cycle counter has pre-scale. The value is:

1

PMCR_EL0.D is read/write.

[14] CC

Dedicated cycle counter supported. The value is:

1

Dedicated cycle counter is supported.

[13:8] Size

Counter size. The value is:

0b111111

64-bit counters.

[7:0] N

Number of event counters. The value is:

0x06

Six counters.


The PMCFGR can be accessed through the internal memory-mapped interface and the external debug interface, offset 0xE00.

Was this page helpful? Yes No