You copied the Doc URL to your clipboard.

Configuration Base Address Register

The CBAR characteristics are:

Purpose

Holds the physical base address of the memory-mapped GIC CPU interface registers.

Usage constraints

This register is accessible as follows:

EL0

(NS)

EL0

(S)

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

EL3

(SCR.NS = 0)

- - RO RO RO RO RO
Configurations

The CBAR is Common to the Secure and Non-secure states.

Attributes

CBAR is a 32-bit register.

Figure 4.144 shows the CBAR bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.258 shows the CBAR bit assignments.

Table 4.258. CBAR bit assignments
Bits Name Function
[31:18] PERIPHBASE[31:18]

The input PERIPHBASE[31:18] determines the reset value.

[17:8] -

Reserved, res0.

[7:0] PERIPHBASE[39:32]

The input PERIPHBASE[39:32] determines the reset value.


To access the CBAR:

	
MRC p15, 1, <Rt>, c15, c3, 0; Read CBAR into Rt
Was this page helpful? Yes No