You copied the Doc URL to your clipboard.

Hyp Vector Base Address Register

The HVBAR characteristics are:

Purpose

Holds the exception base address for any exception that is taken to Hyp mode.

Usage constraints

This register is accessible as follows:

EL0

(NS)

EL0

(S)

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

EL3

(SCR.NS = 0)

- - - - RW RW -
Configurations

The HVBAR is:

Attributes

HVBAR is a 32-bit register.

Figure 4.138 shows the HVBAR bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.252 shows the HVBAR bit assignments.

Table 4.252. HVBAR bit assignments
Bits Name Function
[31:5] Vector Base Address Bits[31:5] of the base address of the exception vectors, for exceptions taken in this exception level. Bits[4:0] of an exception vector are the exception offset.
[4:0] - Reserved, res0.

To access the HVBAR:

	
MRC p15, 4, <Rt>, c12, c0, 0 ; Read HVBAR into Rt
MCR p15, 4, <Rt>, c12, c0, 0 ; Write Rt to HVBAR
Was this page helpful? Yes No