You copied the Doc URL to your clipboard.

AArch32 Address registers

Table 4.151 shows the address translation register and operations. See the ARM® Architecture Reference Manual ARMv8, for ARMv8-A architecture profile for more information.

Table 4.151. Address translation operations
Name CRn Op1 CRm Op2 Reset Width Description
PAR c7 0 c4 0

UNK

32-bit

Physical Address Register

-   c7 - 64-bit

Was this page helpful? Yes No