You copied the Doc URL to your clipboard.

Data Cache Zero ID Register

The DCZID_EL0 characteristics are:

Purpose

Indicates the block size written with byte values of zero by the DC ZVA (Cache Zero by Address), system instruction.

Usage constraints

This register is accessible as follows:

EL0

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

EL3

(SCR.NS = 0)

RO RO RO RO RO RO
Configurations

There are no configuration notes.

Attributes

DCZID_EL0 is a 32-bit register.

Figure 4.25 shows the DCZID_EL0 bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


59

5Table 4.66 shows the DCZID_EL0 bit assignments.

Table 4.66. DCZID_EL0 bit assignments
Bits Name Function
[32:5] -

Reserved, res0.

[4] DZP

Prohibit the DC ZVA instruction:

0

DC ZVA instruction permitted.

1

DC ZVA instruction is prohibited.

[3:0] BlockSize

Log2 of the block size in words:

0b0100

The block size is 16 words.


To access the DCZID_EL0:

	
MRS <Xt>, DCZID_EL0 ; Read DCZID_EL0 into Xt

Register access is encoded as follows:

Table 4.67. DCZID_EL0 access encoding
op0 op1 CRn CRm op2
11 011 0000 0000 111

Was this page helpful? Yes No