You copied the Doc URL to your clipboard.

Fault Address Register, EL3

The FAR_EL3 characteristics are:

Purpose

Holds the faulting Virtual Address for all synchronous instruction or data aborts, or exceptions from a misaligned PC, taken to EL3.

Usage constraints

This register is accessible as follows:

EL0

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

EL3

(SCR.NS = 0)

- - - - RW RW
Configurations

There is no additional configuration data for FAR_EL3.

Attributes

FAR_EL3 is a 64-bit register.

Figure 4.61 shows the FAR_EL3 bit assignments.

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.110 shows the FAR_EL3 bit assignments.

Table 4.110.  FAR_EL3 bit assignments
Bits Name Function
[63:0] VA

The faulting Virtual Address for all synchronous instruction or data aborts, or an exception from a misaligned PC, taken in EL3.

If a memory fault that sets the FAR is generated from one of the data cache instructions, this field holds the address specified in the register argument of the instruction.


To access the FAR_EL3:

	
MRS <Xt>, FAR_EL3 ; Read EL3 Fault Address Register
MSR FAR_EL3, <Xt> ; Write EL3 Fault Address Register
Was this page helpful? Yes No