You copied the Doc URL to your clipboard.

AArch64 reset registers

Table 4.11 shows the reset registers in AArch64 state.

Table 4.11. AArch64 reset management registers
Name Type Reset Width Description
RVBAR_EL3 RO -[a] 64 Reset Vector Base Address Register, EL3
RMR_EL3 RW 0x00000001 32 Reset Management Register

[a] The reset value depends on the RVBARADDR signal.


Was this page helpful? Yes No