You copied the Doc URL to your clipboard.

12.2.4. PMU register interfaces

The Cortex-A53 processor supports access to the performance monitor registers from the internal system register interface and a memory-mapped interface. External access to the performance monitor registers is also provided with the APB slave port. See External debug interface.

Was this page helpful? Yes No