The RMR_EL3 characteristics are:
Controls the execution state that the processor boots into and allows request of a warm reset.
- Usage constraints
This register is accessible as follows:
(SCR.NS = 1)
(SCR.NS = 0)
- - - - RW RW
The RMR_EL3 is architecturally mapped to the AArch32 RMR register.
RMR_EL3 is a 32-bit register.
Figure 4.69 shows the RMR_EL3 bit assignments.
Table 4.121 shows the RMR_EL3 bit assignments.
Reset Request. The possible values are:
The bit is strictly a request.
Determines which execution state the processor boots into after a warm reset. The possible values are:
The reset vector address on reset takes a choice between two values, depending on the value in the AA64 bit. This ensures that even with reprogramming of the AA64 bit, it is not possible to change the reset vector to go to a different location.
[a] The cold reset value depends on the AA64nAA32 signal.
To access the RMR_EL3:
MRS <Xt>, RMR_EL3 ; Read RMR_EL3 into Xt MSR RMR_EL3, <Xt> ; Write Xt to RMR_EL3