You copied the Doc URL to your clipboard.

4.3.53. Translation Control Register, EL3

The TCR_EL3 characteristics are:

Purpose

Controls translation table walks required for stage 1 translation of memory accesses from EL3 and holds cacheability and shareability information for the accesses.

TCR_EL3 is part of the Virtual memory control registers functional group.

Usage constraints

This register is accessible as follows:

EL0

EL1

(NS)

EL1

(S)

EL2

EL3

(SCR.NS = 1)

EL3

(SCR.NS = 0)

----RWRW
Configurations

TCR_EL3 is mapped to AArch32 register TTBR(S).

Attributes

TCR_EL3 is a 32-bit register.

Figure 4.49 shows the TCR_EL3 bit assignments.

Figure 4.49. TCR_EL3 bit assignments

Figure 4.49. TCR_EL3 bit assignments

Table 4.93 shows the TCR_EL3 bit assignments.

Table 4.93.  TCR_EL3 bit assignments
BitsNameFunction
[31]-

Reserved, res1.

[30:24]-Reserved, res0.
[23]-

Reserved, res1.

[22:21]-Reserved, res0.
[20]TBI

Top Byte Ignored. Indicates whether the top byte of the input address is used for address match.

The possible values are:

0

Top byte used in the address calculation.

1

Top byte ignored in the address calculation.

[19]-Reserved, res0.
[18:16]PS

Physical address size. The possible values are:

0b000

32 bits, 4 GB.

0b001

36 bits, 64 GB.

0b010

40 bits, 1 TB.

Other values are reserved.

[15:14]TG0

TTBR0_EL3 granule size. The possible values are:

0b00

4 KB.

0b01

64 KB.

0b11

Reserved.

All other values are not supported.

[13:12]SH0

Shareability attribute for memory associated with translation table walks using TTBR0_EL3.

The possible values are:

0b00

Non-shareable.

0b01

Reserved.

0b10

Outer shareable.

0b11

Inner shareable.

[11:10]ORGN0

Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL3.

The possible values are:

0b00

Normal memory, Outer Non-cacheable.

0b01

Normal memory, Outer Write-Back Write-Allocate Cacheable.

0b10

Normal memory, Outer Write-Through Cacheable.

0b11

Normal memory, Outer Write-Back no Write-Allocate Cacheable.

[9:8]IRGN0

Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL3.

The possible values are:

0b00

Normal memory, Inner Non-cacheable.

0b01

Normal memory, Inner Write-Back Write-Allocate Cacheable.

0b10

Normal memory, Inner Write-Through Cacheable.

0b11

Normal memory, Inner Write-Back no Write-Allocate Cacheable.

[7:6]-

Reserved, res0.

[5:0]T0SZ

Size offset of the memory region addressed by TTBR0_EL3. The region size is 2(64-T0SZ) bytes.


To access the TCR_EL3:

MRS <Xt>, TCR_EL3 ; Read EL3 Translation Control Register
MRS TCR_EL3, <Xt> ; Read EL3 Translation Control Register