You copied the Doc URL to your clipboard.

4.2.11. AArch64 secure registers

Table 4.12 shows the secure registers in AArch64 state.

Table 4.12. AArch64 security registers
NameTypeResetWidthDescription
SCR_EL3RW0x0000000032

Secure Configuration Register

SDER32_EL3RW0x0000000032

Secure Debug Enable Register

CPTR_EL3RW0x00000000[a]32Architectural Feature Trap Register, EL3
MDCR_EL3RW0x0000000032

Monitor Debug Configuration Register, EL3

AFSR0_EL3RW0x0000000032Auxiliary Fault Status Register 0, EL1, EL2 and EL3
AFSR1_EL3RW0x0000000032Auxiliary Fault Status Register 1, EL1, EL2 and EL3
VBAR_EL3RWUNK64Vector Base Address Register, EL3

[a] Reset value is 0x00000000 if Advanced SIMD and Floating point are implemented, 0x00000400 otherwise.


Previous Next
Was this page helpful? Yes No