The Cortex-A53 GIC CPU Interface implements a memory-mapped interface. The memory-mapped interface is offset from PERIPHBASE. Table 9.1 lists the address ranges.
|Address range||Functional block|
|Virtual Interface Control|
|Virtual CPU Interface|
|Alias of Virtual CPU Interface|
These registers are not available if GICCDISABLE is asserted.