You copied the Doc URL to your clipboard.

6.5. L1 Data memory system

The L1 Data cache is organized as a physically indexed and physically tagged cache. The micro TLB produces the physical address from the virtual address before performing the cache access.

Was this page helpful? Yes No