You copied the Doc URL to your clipboard.

12.6. AArch32 PMU register descriptions

This section describes the Cortex-A53 processor PMU registers in the AArch32 Execution state. Table 12.9 provides cross-references to individual registers.

Was this page helpful? Yes No