You copied the Doc URL to your clipboard.

3.2. Modes of operation and execution

The MMU-500 provides a 64-bit AXI4 programming interface as per the ARM® AMBA® AXI and ACE Protocol Specification AXI3™, AXI4™, and AXI4-Lite™ ACE and ACE-Lite™. The interface restrictions are as follows:

  • A single combined acceptance depth is used for write and read channels.

  • All 32-bit registers write accesses must:

    • Be one beat long.

    • Be used for a word-aligned location.

    • Be 32 bits wide.

    • Have all relevant write strobes set.

    If any of these conditions is not met, the MMU-500 generates an SLVERR.

  • All 64-bit registers write accesses must satisfy one of the following conditions:

    • Be one beat long, 64 bits wide, used for a double-word aligned location, and have all write stobes set.

    • Be two beats long, 32 bits wide, used for a double-word aligned location, and have all relevant write stobes set.

    • Be one beat long, 32 bits wide, used for a word aligned location, and have all relevant write stobes set.

    If any of these conditions is not met, the MMU-500 generates an SLVERR.

  • The AXI4 programming interface ignores the AxBURST, AxLOCK, AxCACHE, AxQOS, AxREGION, and AxUSER signals.

Was this page helpful? Yes No