You copied the Doc URL to your clipboard.

3.6.1. Auxiliary Control registers

The SMMU_CBn_ACTLR characteristics are:


Enable context caching in the macro TLB or prefetch buffer.


Available in all MMU-500 configurations.

Usage constraints

There are no usage constraints.


Figure 3.6 shows the bit assignments.

Figure 3.6. SMMU_CBn_ACTLR Registers bit assignments

Figure 3.6. SMMU_CBn_ACTLR Registers bit assignments

Table 3.18 shows the bit assignments.

Table 3.18. SMMU_CBn_ACTLR Registers bit assignments
BitsName Reset valueDescription
[1]CPRE0b1Enable context caching in the prefetch buffer.
[0]CMTLB0b1Enable context caching in the macro-TLB.