You copied the Doc URL to your clipboard.
The MMU-500 includes clock gating circuitry that can be used
to enable the clock during MMU-500 testing.
The Design For Test (DFT) port, dftclkenable, allows bypassing of architectural
clock gates during a DFT shift.
Was this page helpful?
Thank you! We appreciate your feedback.