You copied the Doc URL to your clipboard.

1.7. Test features

The MMU-500 includes clock gating circuitry that you can use to enable the clock during MMU-500 testing.

The Design for Test (DFT) port, dftclkenable, allows bypassing of architectural clock gates during a DFT shift.

You can use the DFT port, dftmcphold, to bypass a clock divider, when you select the half clock mode.

Was this page helpful? Yes No