The table below lists signals related to test mode.
Reset bypass to disable internal generated reset for testing (for example ATPG).
Make WIC latch transparent.
|DFTCGENCPU0||Input||1||Clock gating bypass to disable internal clock gating for testing. This signal is used to ensure safe shift where the clock is forced on during the shift mode.|