You copied the Doc URL to your clipboard.

2.11.3. AHB5 bus properties

The following table shows the AHB5 properties of the AHB5 to internal SRAM interface.

Table 2.22. AHB5 properties
PROPERTYVALUECOMMENT
Extended_Memory_TypesFALSEUnused
Secure_TransfersFALSEUnused
EndianTRUEConfigurable during implementation
Stable_Between_ClockFALSENot supported for SIE-200
Exclusive_TransfersFALSEUnused
Multi_Copy_AtomicityTRUENo caches or buffering that make a transfer visible to only some agents.
User signalingFALSEN/A

Was this page helpful? Yes No