You copied the Doc URL to your clipboard.

2.11.4. Read and write timing

The following diagrams show the read and write access timings of the AHB5 to internal SRAM interface.

Figure 2.16. AHB5 to internal SRAM read access timings

Figure 2.17. AHB5 to internal SRAM write access timings

Was this page helpful? Yes No