You copied the Doc URL to your clipboard.

2.32.2. Port list

The following table shows the port list of the external asynchronous 8-bit SRAM.

Table 2.65. Port list
BlockSignalDirectionDescription
SystemclkInputClock
RAM interfaceaddr[ADDR_WIDTH-1:0]InputAddress, configurable width
dataio[7:0]BidirectionalData.
we_nInputWrite enable, active low.
oe_nInputOutput enable. Active low for read operation.
ce_nInputChip enable. Active low for both read and write operations.