You copied the Doc URL to your clipboard.

EDAA32PFR, External Debug AArch32 Processor Feature Register

The EDAA32PFR characteristics are:

Purpose

Provides information about implemented PE features.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.4.1.

Configuration

It is IMPLEMENTATION DEFINED whether EDAA32PFR is implemented in the Core power domain or in the Debug power domain.

EDAA32PFR is only accessible in an implementation that only supports execution in AA32 state. If AArch64 state is supported at any Exception level, EDAA32PFR is RES0.

Attributes

EDAA32PFR is a 64-bit register.

Field descriptions

The EDAA32PFR bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
00000000000000000000000000000000
0000000000000000EL3EL2PMSAVMSA
313029282726252423222120191817161514131211109876543210

Bits [63:16]

Reserved, RES0.

EL3, bits [15:12]

AArch32 EL3 Exception level handling. Defined values are:

EL3Meaning
0b0000

EL3 is not implemented.

0b0001

EL3 can be executed in AArch32 state only.

When the value of EDPFR.EL3 is non-zero, this field must be 0b0000.

All other values are reserved.

Note

EDPFR.{EL1, EL0} indicate whether EL1 and EL0 can only be executed in AArch32 state.

EL2, bits [11:8]

AArch32 EL2 Exception level handling. Defined values are:

EL2Meaning
0b0000

EL2 is not implemented.

0b0001

EL2 can be executed in AArch32 state only.

When the value of EDPFR.EL2 is non-zero, this field must be 0b0000.

All other values are reserved.

Note

EDPFR.{EL1, EL0} indicate whether EL1 and EL0 can only be executed in AArch32 state.

PMSA, bits [7:4]

Indicates support for a PMSA. Defined values are:

PMSAMeaning
0b0000

PMSA not supported.

0b0100

Support for an Armv8-R PMSAv8-32.

All other values are reserved. In Armv8-A, the only permitted value is 0b0000.

VMSA, bits [3:0]

Indicates support for a VMSA. When the PMSA field is nonzero, determines support for a VMSA. When the PMSA field is 0b0000, VMSA is supported. Defined values are:

VMSAMeaning
0b0000

VMSA not supported.

All other values are reserved. In Armv8-A, the only permitted value is 0b0000.

Accessing the EDAA32PFR

EDAA32PFR can be accessed through the external debug interface:

ComponentOffsetInstance
Debug0xD60EDAA32PFR

This interface is accessible as follows:

  • When IsCorePowered() and !DoubleLockStatus() access to this register is RO.
  • Otherwise access to this register is IMPDEF.


Was this page helpful? Yes No