PMSCR_EL2, Statistical Profiling Control Register (EL2)
The PMSCR_EL2 characteristics are:
Purpose
Provides EL2 controls for Statistical Profiling
Configuration
This register is present only when SPE is implemented. Otherwise, direct accesses to PMSCR_EL2 are UNDEFINED.
This register has no effect if EL2 is not enabled in the current Security state.
This register is in the Warm reset domain. On a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.
Attributes
PMSCR_EL2 is a 64-bit register.
Field descriptions
The PMSCR_EL2 bit assignments are:
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RES0 | |||||||||||||||||||||||||||||||
| RES0 | PCT | TS | PA | CX | RES0 | E2SPE | E0HSPE | ||||||||||||||||||||||||
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Bits [63:7]
Reserved, RES0.
PCT, bit [6]
Physical Timestamp.
If timestamp sampling is enabled, determines which counter is collected.
| PCT | Meaning |
|---|---|
| 0b0 |
Virtual counter, CNTVCT_EL0, is collected. |
| 0b1 |
Physical counter, CNTPCT_EL0, is collected. |
If MDCR_EL2.E2PB != 0b00, this bit is combined with PMSCR_EL1.PCT to determine which counter is collected. For more information, see 'Controlling the data that is collected' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
If EL2 is disabled in the current Security state, this bit is ignored. If EL2 is not implemented, the PE behaves as if this bit is set to 1, other than for a direct read of the register.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
TS, bit [5]
Timestamp Enable.
| TS | Meaning |
|---|---|
| 0b0 |
Timestamp sampling disabled. |
| 0b1 |
Timestamp sampling enabled. |
If EL2 is disabled in the current Security state, or if MDCR_EL2.E2PB != 0b00, this bit is ignored.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
PA, bit [4]
Physical Address Sample Enable.
| PA | Meaning |
|---|---|
| 0b0 |
Physical addresses are not collected. |
| 0b1 |
Physical addresses are collected. |
If MDCR_EL2.E2PB != 0b00, this bit is combined with PMSCR_EL1.PA to determine which address is collected. For more information, see 'Controlling the data that is collected' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
IIf EL2 is disabled in the current Security state, this bit is ignored. If EL2 is not implemented, the PE behaves as if this bit is set to 1, other than for a direct read of the register.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
CX, bit [3]
CONTEXTIDR_EL2 Sample Enable.
| CX | Meaning |
|---|---|
| 0b0 |
CONTEXTIDR_EL2 is not collected. |
| 0b1 |
CONTEXTIDR_EL2 is collected. |
If EL2 is disabled in the current Security state, this bit is ignored by the PE.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Bit [2]
Reserved, RES0.
E2SPE, bit [1]
EL2 Statistical Profiling Enable.
| E2SPE | Meaning |
|---|---|
| 0b0 |
Sampling disabled at EL2. |
| 0b1 |
Sampling enabled at EL2. |
This bit is RES0 if MDCR_EL2.E2PB != 0b00.
If EL2 is disabled in the current Security state, this bit is ignored by the PE.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
E0HSPE, bit [0]
EL0 Statistical Profiling Enable.
| E0HSPE | Meaning |
|---|---|
| 0b0 |
Sampling disabled at EL0. |
| 0b1 |
Sampling enabled at EL0. |
If MDCR_EL2.E2PB != 0b00, this bit is RES0.
If EL2 is implemented and enabled in the current Security state, this bit is ignored by the PE when HCR_EL2.TGE == 0.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Accessing the PMSCR_EL2
Accesses to this register use the following encodings:
MRS <Xt>, PMSCR_EL2
| op0 | op1 | CRn | CRm | op2 |
|---|---|---|---|---|
| 0b11 | 0b100 | 0b1001 | 0b1001 | 0b000 |
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
if EL2Enabled() && HCR_EL2.NV == '1' then
AArch64.SystemAccessTrap(EL2, 0x18);
else
UNDEFINED;
elsif PSTATE.EL == EL2 then
if HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
AArch64.SystemAccessTrap(EL3, 0x18);
else
return PMSCR_EL2;
elsif PSTATE.EL == EL3 then
return PMSCR_EL2;
MSR PMSCR_EL2, <Xt>
| op0 | op1 | CRn | CRm | op2 |
|---|---|---|---|---|
| 0b11 | 0b100 | 0b1001 | 0b1001 | 0b000 |
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
if EL2Enabled() && HCR_EL2.NV == '1' then
AArch64.SystemAccessTrap(EL2, 0x18);
else
UNDEFINED;
elsif PSTATE.EL == EL2 then
if HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
AArch64.SystemAccessTrap(EL3, 0x18);
else
PMSCR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
PMSCR_EL2 = X[t];
MRS <Xt>, PMSCR_EL1
| op0 | op1 | CRn | CRm | op2 |
|---|---|---|---|---|
| 0b11 | 0b000 | 0b1001 | 0b1001 | 0b000 |
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
if EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.TPMS == '1' then
AArch64.SystemAccessTrap(EL2, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<NV2,NV1,NV> == '111' then
return NVMem[0x828];
else
return PMSCR_EL1;
elsif PSTATE.EL == EL2 then
if HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif HCR_EL2.E2H == '1' then
return PMSCR_EL2;
else
return PMSCR_EL1;
elsif PSTATE.EL == EL3 then
return PMSCR_EL1;
MSR PMSCR_EL1, <Xt>
| op0 | op1 | CRn | CRm | op2 |
|---|---|---|---|---|
| 0b11 | 0b000 | 0b1001 | 0b1001 | 0b000 |
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
if EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.TPMS == '1' then
AArch64.SystemAccessTrap(EL2, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<NV2,NV1,NV> == '111' then
NVMem[0x828] = X[t];
else
PMSCR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
if HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
AArch64.SystemAccessTrap(EL3, 0x18);
elsif HCR_EL2.E2H == '1' then
PMSCR_EL2 = X[t];
else
PMSCR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
PMSCR_EL1 = X[t];