You copied the Doc URL to your clipboard.

ERRDEVARCH, Device Architecture Register

The ERRDEVARCH characteristics are:

Purpose

Provides discovery information for the component.

Configuration

This register is present only when RAS is implemented. Otherwise, direct accesses to ERRDEVARCH are UNDEFINED.

Attributes

ERRDEVARCH is a 32-bit register.

Field descriptions

The ERRDEVARCH bit assignments are:

313029282726252423222120191817161514131211109876543210
ARCHITECTPRESENTREVISIONARCHVERARCHPART

ARCHITECT, bits [31:21]

Architect.

Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code.

ARCHITECTMeaning
0b01000111011

JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.

This field reads as 0x23B.

Other values are defined by the JEDEC JEP106 standard.

PRESENT, bit [20]

DEVARCH Present.

Defines that the DEVARCH register is present.

PRESENTMeaning
0b0

Device Architecture information not present.

0b1

Device Architecture information present.

This bit is RAO.

REVISION, bits [19:16]

Revision.

Defines the architecture revision of the component. The defined values of this field are:

REVISIONMeaning
0b0000

RAS System Architecture v1.0.

0b0001

RAS System Architecture v1.1. As 0b0000 and also:

  • Simplifies ERR<n>STATUS.
  • Adds support for additional ERR<n>MISC<m> registers.
  • Adds support for the optional RAS Timestamp Extension.
  • Adds support for the optional RAS Common Fault Injection Model Extension.

All other values are reserved.

ARCHVER, bits [15:12]

Architecture Version.

Defines the architecture version of the component. The defined values of this field are:

ARCHVERMeaning
0b0000

RAS System Architecture v1.

This field reads as 0b0000.

All other values are reserved.

ARCHVER and ARCHPART are also defined as a single field, ARCHID, so that ARCHVER is ARCHID[15:12].

ARCHPART, bits [11:0]

Architecture Part.

Defines the architecture of the component.

ARCHPARTMeaning
0xA00

RAS system architecture.

This register reads as 0xA00.

ARCHVER and ARCHPART are also defined as a single field, ARCHID, so that ARCHPART is ARCHID[11:0].

Accessing the ERRDEVARCH

ERRDEVARCH can be accessed through the memory-mapped interfaces:

ComponentOffsetInstance
RAS0xFBCERRDEVARCH

Access on this interface is RO.



Was this page helpful? Yes No