AMPIDR1, Activity Monitors Peripheral Identification Register 1
The AMPIDR1 characteristics are:
Provides information to identify an activity monitors component.
For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
The power domain of AMPIDR1 is IMPLEMENTATION DEFINED.
Implementation of this register is OPTIONAL.
This register is present only when AMUv1 is implemented. Otherwise, direct accesses to AMPIDR1 are RES0.
AMPIDR1 is a 32-bit register.
The AMPIDR1 bit assignments are:
DES_0, bits [7:4]
Designer, least significant nibble of JEP106 ID code.
The value of this field is IMPLEMENTATION DEFINED. For Arm Limited, this field is 0b1011.
PART_1, bits [3:0]
Part number, most significant nibble.
The value of this field is IMPLEMENTATION DEFINED.
Accessing the AMPIDR1
AMPIDR1 can be accessed through the memory-mapped interfaces:
Accesses on this interface are RO.