EDCIDR1, External Debug Component Identification Register 1
The EDCIDR1 characteristics are:
Provides information to identify an external debug component.
For more information see 'About the Component identification scheme' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H8 (About the External Debug Registers).
It is IMPLEMENTATION DEFINED whether EDCIDR1 is implemented in the Core power domain or in the Debug power domain.
Implementation of this register is OPTIONAL.
If ARMv8.3-DoPD is implemented, this register is in the Core power domain. If ARMv8.3-DoPD is not implemented, this register is in the Debug power domain.
This register is required for CoreSight compliance.
EDCIDR1 is a 32-bit register.
The EDCIDR1 bit assignments are:
CLASS, bits [7:4]
Component class. Reads as 0x9, debug component.
PRMBL_1, bits [3:0]
Accessing the EDCIDR1
EDCIDR1 can be accessed through the external debug interface:
This interface is accessible as follows:
- When ARMv8.3-DoPD is not implemented or IsCorePowered() accesses to this register are RO.
- Otherwise accesses to this register generate an error response.