TLBI IPAS2LE1, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
The TLBI IPAS2LE1 characteristics are:
Purpose
If EL2 is implemented and enabled in the current Security state, invalidates cached copies of translation table entries from TLBs that meet all the following requirements:
-
The entry is a stage 2 only translation table entry, from the final level of the translation table walk.
-
One of the following applies:
-
The entry would be used with the current VMID.
The invalidation is not required to apply to caching structures that combine stage 1 and stage 2 translation table entries.
The invalidation applies to the PE that executes this System instruction.
For more information about the architectural requirements for this System instruction see 'Invalidation of TLB entries from stage 2 translations' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
Configuration
There are no configuration notes.
Attributes
TLBI IPAS2LE1 is a 64-bit System instruction.
Field descriptions
The TLBI IPAS2LE1 input value bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
NS | RES0 | TTL | RES0 | IPA[51:48] | IPA[47:12] | ||||||||||||||||||||||||||
IPA[47:12] | |||||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
NS, bit [63]
When ARMv8.4-SecEL2 is implemented:
When ARMv8.4-SecEL2 is implemented:
Not Secure. Specifies the IPA space.
NS | Meaning |
---|---|
0b0 |
IPA is in the Secure IPA space. |
0b1 |
IPA is in the Non-secure IPA space. |
When the instruction is executed in Non-secure state, this field is RES0, and the instruction applies only to the Non-secure IPA space.
When ARMv8.4-SecEL2 is not implemented or is disabled in the current Security state, this field is RES0.
Otherwise:
Otherwise:
Reserved, RES0.
Bits [62:48]
Reserved, RES0.
TTL, bits [47:44]
When ARMv8.4-TTL is implemented:
When ARMv8.4-TTL is implemented:
Translation Table Level. Indicates the level of the page table walk that holds the leaf entry for the address being invalidated.
TTL | Meaning |
---|---|
0b00xx |
No information supplied as to the translation table level. Hardware must assume that the entry can be from any level. In this case, TTL<1:0> is RES0. |
0b01xx |
The entry comes from a 4KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : Reserved. Treat as if TTL<3:2> is 0b00. 0b01 : Level 1. 0b10 : Level 2. 0b11 : Level 3. |
0b10xx |
The entry comes from a 16KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : Reserved. Treat as if TTL<3:2> is 0b00. 0b01 : Reserved. Treat as if TTL<3:2> is 0b00. 0b10 : Level 2. 0b11 : Level 3. |
0b11xx |
The entry comes from a 64KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : Reserved. Treat as if TTL<3:2> is 0b00. 0b01 : Level 1. 0b10 : Level 2. 0b11 : Level 3. |
If an incorrect value of the TTL field is specified for the entry being invalidated by the instruction, then no entries are required by the architecture to be invalidated from the TLB.
Otherwise:
Otherwise:
Reserved, RES0.
Bits [43:40]
Reserved, RES0.
IPA[51:48], bits [39:36]
When ARMv8.2-LPA is implemented:
When ARMv8.2-LPA is implemented:
Extension to IPA[47:12]. See IPA[47:12] for more details.
Otherwise:
Otherwise:
Reserved, RES0.
IPA[47:12], bits [35:0]
Bits[47:12] of the intermediate physical address to match. For implementations with fewer than 48 bits, the upper bits of this field are RES0.
When ARMv8.2-LPA is implemented, and 52-bit addresses and a 64KB translation granule are in use, IPA[51:48] form the upper part of the address value. Otherwise, IPA[51:48] are RES0.
Executing the TLBI IPAS2LE1 instruction
Accesses to this instruction use the following encodings:
TLBI IPAS2LE1{, <Xt>}
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b01 | 0b100 | 0b1000 | 0b0100 | 0b101 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then TLBI_IPAS2LE1(X[t]); elsif PSTATE.EL == EL3 then if !EL2Enabled() then //no operation else TLBI_IPAS2LE1(X[t]);