AMPIDR2, Activity Monitors Peripheral Identification Register 2
The AMPIDR2 characteristics are:
Provides information to identify an activity monitors component.
For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
The power domain of AMPIDR2 is IMPLEMENTATION DEFINED.
Implementation of this register is OPTIONAL.
This register is present only when AMUv1 is implemented. Otherwise, direct accesses to AMPIDR2 are RES0.
AMPIDR2 is a 32-bit register.
The AMPIDR2 bit assignments are:
REVISION, bits [7:4]
Part major revision. Parts can also use this field to extend Part number to 16-bits.
The value of this field is IMPLEMENTATION DEFINED.
JEDEC, bit 
RAO. Indicates a JEP106 identity code is used.
DES_1, bits [2:0]
Designer, most significant bits of JEP106 ID code.
The value of this field is IMPLEMENTATION DEFINED. For Arm Limited, this field is 0b011.
Accessing the AMPIDR2
AMPIDR2 can be accessed through the memory-mapped interfaces:
Accesses on this interface are RO.