ERRIRQCR<n>, Generic Error Interrupt Configuration Register, n = 0 - 15
The ERRIRQCR<n> characteristics are:
Purpose
The ERRIRQCR<n> registers are IMPLEMENTATION DEFINED interrupt configuration registers.
The architecture provides a recommended format for the ERRIRQCR<n> registers. The registers provided by the recommended layout are:
-
ERRFHICR0, ERRFHICR1, and ERRFHICR2, the fault-handling interrupt configuration registers. ERRFHICR<m> maps to ERRIRQCR0 and ERRIRQCR1.
-
ERRERICR0, ERRERICR1, and ERRERICR2, the error recovery interrupt configuration registers. ERRERICR<m> maps to ERRIRQCR2 and ERRIRQCR3.
-
If ARMv8.4-RAS is implemented, ERRCRICR0, ERRCRICR1, and ERRCRICR2, the critical error interrupt configuration registers. ERRFHICR<m> maps to ERRIRQCR4 and ERRIRQCR5.
-
ERRIRQSR, the error interrupt status register. ERRIRQSR maps to ERRIRQCR15.
This register describes the generic IMPLEMENTATION DEFINED format of the interrupt configuration registers, when the recommended layout is not used.
Configuration
This register is present only when the interrupt configuration registers are implemented. Otherwise, direct accesses to ERRIRQCR<n> are RES0.
Attributes
ERRIRQCR<n> is a 64-bit register.
Field descriptions
The ERRIRQCR<n> bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
IMPLEMENTATION DEFINED | |||||||||||||||||||||||||||||||
IMPLEMENTATION DEFINED | |||||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
IMPLEMENTATION DEFINED, bits [63:0]
IMPLEMENTATION DEFINED.
IMPLEMENTATION DEFINED controls. The content of these registers is IMPLEMENTATION DEFINED.
Accessing the ERRIRQCR<n>
ERRIRQCR<n> can be accessed through the memory-mapped interfaces:
Component | Offset | Instance |
---|---|---|
RAS | 0xE80 + 8n | ERRIRQCR<n> |
Accesses on this interface are RW.