PMPIDR3, Performance Monitors Peripheral Identification Register 3
The PMPIDR3 characteristics are:
Provides information to identify a Performance Monitor component.
For more information see 'About the Peripheral identification scheme' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section H8 (About the External Debug Registers).
Implementation of this register is OPTIONAL.
If ARMv8.3-DoPD is implemented, this register is in the Core power domain. If ARMv8.3-DoPD is not implemented, this register is in the Debug power domain.
This register is required for CoreSight compliance.
PMPIDR3 is a 32-bit register.
The PMPIDR3 bit assignments are:
REVAND, bits [7:4]
Part minor revision. Parts using PMPIDR2.REVISION as an extension to the Part number must use this field as a major revision number.
CMOD, bits [3:0]
Customer modified. Indicates someone other than the Designer has modified the component.
Accessing the PMPIDR3
PMPIDR3 can be accessed through the external debug interface:
This interface is accessible as follows:
- When ARMv8.3-DoPD is not implemented or IsCorePowered() accesses to this register are RO.
- Otherwise accesses to this register generate an error response.