DISR_EL1, Deferred Interrupt Status Register
The DISR_EL1 characteristics are:
Purpose
Records that an SError interrupt has been consumed by an ESB instruction.
Configuration
AArch64 System register DISR_EL1 bits [31:0] are architecturally mapped to AArch32 System register DISR[31:0] .
This register is present only when FEAT_RAS is implemented. Otherwise, direct accesses to DISR_EL1 are UNDEFINED.
Attributes
DISR_EL1 is a 64-bit register.
Field descriptions
The DISR_EL1 bit assignments are:
When DISR_EL1.IDS == 0:
Bits [63:32]
Reserved, RES0.
A, bit [31]
Set to 1 when an ESB instruction defers an asynchronous SError interrupt. If the implementation does not include any sources of SError interrupt that can be synchronized by an Error Synchronization Barrier, then this bit is RES0.
This field resets to an architecturally UNKNOWN value.
Bits [30:25]
Reserved, RES0.
IDS, bit [24]
Indicates the deferred SError interrupt type.
IDS | Meaning |
---|---|
0b0 |
Deferred error uses architecturally-defined format. |
This field resets to an architecturally UNKNOWN value.
Bits [23:13]
Reserved, RES0.
AET, bits [12:10]
Asynchronous Error Type. See the description of ESR_ELx.AET for an SError interrupt.
This field resets to an architecturally UNKNOWN value.
EA, bit [9]
External abort Type. See the description of ESR_ELx.EA for an SError interrupt.
This field resets to an architecturally UNKNOWN value.
Bits [8:6]
Reserved, RES0.
DFSC, bits [5:0]
Fault Status Code. See the description of ESR_ELx.DFSC for an SError interrupt.
This field resets to an architecturally UNKNOWN value.
When DISR_EL1.IDS == 1:
Bits [63:32]
Reserved, RES0.
A, bit [31]
Set to 1 when an ESB instruction defers an asynchronous SError interrupt. If the implementation does not include any sources of SError interrupt that can be synchronized by an Error Synchronization Barrier, then this bit is RES0.
This field resets to an architecturally UNKNOWN value.
Bits [30:25]
Reserved, RES0.
IDS, bit [24]
Indicates the deferred SError interrupt type.
IDS | Meaning |
---|---|
0b1 |
Deferred error uses IMPLEMENTATION DEFINED format. |
This field resets to an architecturally UNKNOWN value.
ISS, bits [23:0]
IMPLEMENTATION DEFINED syndrome. See the description of ESR_ELx[23:0] for an SError interrupt.
This field resets to an architecturally UNKNOWN value.
Accessing the DISR_EL1
An indirect write to DISR_EL1 made by an ESB instruction does not require an explicit synchronization operation for the value that is written to be observed by a direct read of DISR_EL1 occurring in program order after the ESB instruction.
DISR_EL1 is RAZ/WI if EL3 is implemented, the PE is in Non-debug state, SCR_EL3.EA == 1, and any of the following apply:
Accesses to this register use the following encodings:
MRS <Xt>, DISR_EL1
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b000 | 0b1100 | 0b0001 | 0b001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.AMO == '1' then return VDISR_EL2; else return DISR_EL1; elsif PSTATE.EL == EL2 then return DISR_EL1; elsif PSTATE.EL == EL3 then return DISR_EL1;
MSR DISR_EL1, <Xt>
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b000 | 0b1100 | 0b0001 | 0b001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.AMO == '1' then VDISR_EL2 = X[t]; else DISR_EL1 = X[t]; elsif PSTATE.EL == EL2 then DISR_EL1 = X[t]; elsif PSTATE.EL == EL3 then DISR_EL1 = X[t];