GICD_CLRSPI_SR, Clear Secure SPI Pending Register
The GICD_CLRSPI_SR characteristics are:
Removes the pending state from a valid SPI.
A write to this register changes the state of a pending SPI to inactive, and the state of an active and pending SPI to active.
If GICD_TYPER.MBIS == 0, this register is reserved.
When GICD_CTLR.DS==1, this register is WI.
GICD_CLRSPI_SR is a 32-bit register.
The GICD_CLRSPI_SR bit assignments are:
INTID, bits [12:0]
The INTID of the SPI.
The function of this register depends on whether the targeted SPI is configured to be an edge-triggered or level-sensitive interrupt:
- For an edge-triggered interrupt, a write to GICD_SETSPI_NSR or GICD_SETSPI_SR adds the pending state to the targeted interrupt. It will stop being pending on activation, or if the pending state is removed by a write to GICD_CLRSPI_NSR, GICD_CLRSPI_SR, or GICD_ICPENDR<n>.
- For a level-sensitive interrupt, a write to GICD_SETSPI_NSR or GICD_SETSPI_SR adds the pending state to the targeted interrupt. It will remain pending until it is deasserted by a write to GICD_CLRSPI_NSR or GICD_CLRSPI_SR. If the interrupt is activated between having the pending state added and being deactivated, then the interrupt will be active and pending.
Accessing the GICD_CLRSPI_SR
Writes to this register have no effect if:
- The value is written by a Non-secure access.
- The value written specifies an invalid SPI.
- The SPI is not pending.
16-bit accesses to bits [15:0] of this register must be supported.
GICD_CLRSPI_SR can be accessed through the memory-mapped interfaces:
This interface is accessible as follows:
- When GICD_CTLR.DS == 0 accesses to this register are WI.
- When an access is Secure accesses to this register are WO.
- When an access is Non-secure accesses to this register are WI.