You copied the Doc URL to your clipboard.
CTIPIDR0, CTI Peripheral Identification Register 0
The CTIPIDR0 characteristics are:
Purpose
Provides information to identify a CTI component.
For more information, see 'About the Peripheral identification scheme'.
Configuration
CTIPIDR0 is in the Debug power domain.
Implementation of this register is OPTIONAL.
This register is required for CoreSight compliance.
Attributes
CTIPIDR0 is a 32-bit register.
Field descriptions
The CTIPIDR0 bit assignments are:
Bits [31:8]
Reserved, RES0.
PART_0, bits [7:0]
Part number, least significant byte.
Accessing the CTIPIDR0
CTIPIDR0 can be accessed through the external debug interface:
Component | Offset | Instance |
---|---|---|
CTI | 0xFE0 | CTIPIDR0 |
Accesses on this interface are RO.