SPSR_mon, Saved Program Status Register (Monitor mode)
The SPSR_mon characteristics are:
Purpose
Holds the saved process state when an exception is taken to Monitor mode.
Configuration
AArch32 System register SPSR_mon bits [31:0] can be mapped to AArch64 System register SPSR_EL3[31:0] , but this is not architecturally mandated.
RW fields in this register reset to architecturally UNKNOWN values.
Attributes
SPSR_mon is a 32-bit register.
Field descriptions
The SPSR_mon bit assignments are:
N, bit [31]
Negative Condition flag. Set to the value of PSTATE.N on taking an exception to Monitor mode, and copied to PSTATE.N on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
Z, bit [30]
Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to Monitor mode, and copied to PSTATE.Z on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
C, bit [29]
Carry Condition flag. Set to the value of PSTATE.C on taking an exception to Monitor mode, and copied to PSTATE.C on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
V, bit [28]
Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to Monitor mode, and copied to PSTATE.V on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
Q, bit [27]
Overflow or saturation flag. Set to the value of PSTATE.Q on taking an exception to Monitor mode, and copied to PSTATE.Q on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
IT[1:0], bits [26:25]
If-Then. Set to the value of PSTATE.IT[1:0] on taking an exception to Monitor mode, and copied to PSTATE.IT[1:0] on executing an exception return operation in Monitor mode.
On executing an exception return operation in Monitor mode SPSR_mon.IT must contain a value that is valid for the instruction being returned to.
This field resets to an architecturally UNKNOWN value.
J, bit [24]
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. Armv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.
SSBS, bit [23]
When ARMv8.0-SSBS is implemented:
When ARMv8.0-SSBS is implemented:
Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to Monitor mode, and copied to PSTATE.SSBS on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
Otherwise:
Otherwise:
Reserved, RES0.
PAN, bit [22]
When ARMv8.1-PAN is implemented:
When ARMv8.1-PAN is implemented:
Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to Monitor mode, and copied to PSTATE.PAN on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
Otherwise:
Otherwise:
Reserved, RES0.
DIT, bit [21]
When ARMv8.4-DIT is implemented:
When ARMv8.4-DIT is implemented:
Data Independent Timing. Set to the value of PSTATE.DIT on taking an exception to Monitor mode, and copied to PSTATE.DIT on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
Otherwise:
Otherwise:
Reserved, RES0.
IL, bit [20]
Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to Monitor mode, and copied to PSTATE.IL on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
GE, bits [19:16]
Greater than or Equal flags. Set to the value of PSTATE.GE on taking an exception to Monitor mode, and copied to PSTATE.GE on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
IT[7:2], bits [15:10]
If-Then. Set to the value of PSTATE.IT[7:2] on taking an exception to Monitor mode, and copied to PSTATE.IT[7:2] on executing an exception return operation in Monitor mode.
SPSR_mon.IT must contain a value that is valid for the instruction being returned to.
This field resets to an architecturally UNKNOWN value.
E, bit [9]
Endianness. Set to the value of PSTATE.E on taking an exception to Monitor mode, and copied to PSTATE.E on executing an exception return operation in Monitor mode.
If the implementation does not support big-endian operation, SPSR_mon.E is RES0. If the implementation does not support little-endian operation, SPSR_mon.E is RES1. On executing an exception return operation in Monitor mode, if the implementation does not support big-endian operation at the Exception level being returned to, SPSR_mon.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, SPSR_mon.E is RES1.
This field resets to an architecturally UNKNOWN value.
A, bit [8]
SError interrupt mask. Set to the value of PSTATE.A on taking an exception to Monitor mode, and copied to PSTATE.A on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
I, bit [7]
IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to Monitor mode, and copied to PSTATE.I on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
F, bit [6]
FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to Monitor mode, and copied to PSTATE.F on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
T, bit [5]
T32 Instruction set state. Set to the value of PSTATE.T on taking an exception to Monitor mode, and copied to PSTATE.T on executing an exception return operation in Monitor mode.
This field resets to an architecturally UNKNOWN value.
M[4:0], bits [4:0]
Mode. Set to the value of PSTATE.M[4:0] on taking an exception to Monitor mode, and copied to PSTATE.M[4:0] on executing an exception return operation in Monitor mode.
M[4:0] | Meaning |
---|---|
0b10000 |
User. |
0b10001 |
FIQ. |
0b10010 |
IRQ. |
0b10011 |
Supervisor. |
0b10110 |
Monitor. |
0b10111 |
Abort. |
0b11010 |
Hyp. |
0b11011 |
Undefined. |
0b11111 |
System. |
Other values are reserved. If SPSR_mon.M[4:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in Monitor mode is an illegal return event, as described in 'Illegal return events from AArch32 state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
This field resets to an architecturally UNKNOWN value.
Accessing the SPSR_mon
SPSR_mon is only accessible in EL3 modes other than Monitor mode. For more details, see MRS (banked register) and MSR (banked register) in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
Accesses to this register use the following encodings:
MRS{<c>}{<q>} <Rd>, SPSR_mon
R | M | M1 |
---|---|---|
0b1 | 0b1 | 0b1100 |
MSR{<c>}{<q>} SPSR_mon, <Rn>
R | M | M1 |
---|---|---|
0b1 | 0b1 | 0b1100 |